

Design and Implementation of Error Detection and Correction Circuitry for Multilevel Memory Protection

Boris Polianskikh and Zeljko Zilic

Department of Electrical and Computer Engineering, McGill University.

3480 University Street, Montreal, Quebec, H3A 2A7

Email: {borisp, zeljko}@macs.ece.mcgill.ca

Abstract

Traditional memories use only two levels per cell (0/1), which limits their storage capacity to 1 bit per cell. By doubling the cell capacity, we increase density of the memory, at the expense of its reliability. There are several types of memories that employ multilevel techniques. The subject of this paper is the design of Multi-Level Dynamic Random Access Memory (MLDRAM). The problem of their reliability is investigated and a practical solution is proposed. The solution is based on the organization of the Error Correcting Code (ECC), that is tuned to MLDRAM implementation. Conventional memories employ Single-Error-Correcting and Double-Error-Detecting (SEC-DED) ECC. While such codes have been considered for MLDRAM, their use is inefficient, due to likely double-bit errors in a single cell. For this reason we propose induced ECC architecture that uses ECC in such a way that no common error corrupts two bits. Induced ECC allows significant increase in reliability of the MLDRAM, by improved check bit generation circuitry that allows to use less space for parity bit generation circuitry. The suggested approach is able to correct a two bit error in two-bits-per-cell MLDRAM which the basic ECC can not correct. Proposed solutions make MLDRAM more tolerant to any kind of faults and consequently more practical for mass production.

include the following: usually there are more than 30 embedded memories, many of them are of different types and sizes, and they are located all over the SOC. Eventually, embedded memories are going to occupy most of the SOC's area.

Shrinking of the technology, as exemplified by Moore's law, can soon reach its limits. As technology approaches atomic layer dimensions, alternatives should be found to increase the density of stored information by means other than transistor size decrease. Current investigations show that the multi-level approach to storing the information has very good perspectives. Several designs of multilevel memories were actually implemented.

The poor reliability of multilevel memories presents the major obstacle preventing multilevel memory from mass production on the market. All these factors show that modern semiconductor industry is in a state of high demand of well protected, fault-tolerant embedded memories. This paper investigates means to improve the reliability of multilevel DRAMs, while retaining their speed and power performance.

1. Introduction

The century of the System-On-Chip (SOC) is approaching quickly. It is often profitable to create few hardware components on a System-On-Chip, and leave many features to be implemented in software. In order to facilitate such a large software component, dense memories are needed.

Embedded memory represents perhaps one of the most commonly used components of the SOC, without which the whole SOC will be paralysed. Today's SOCs characteristics

2. MLDRAM basic operations

MLDRAM operation is more complicated than that of the conventional DRAM. The state flow diagram of the cell is shown in Fig. 1. Values show stored binary value and storage voltages in 1.8V technology. Following presented diagram, the read operation first compares stored voltage with reference voltage of 0.9V. Then, depending on obtained result from sense amplifier, the Most Significant Bit (MSB) is assigned to be one (high) or zero (low), where X in the circles stands for unknown value of the Least Significant Bit (LSB). The next operation consists of comparing the stored voltage value with the LSB voltage reference. At the far right side of the diagram,




Fig. 1: MLDRAM access circuit schematic.

tional DRAM) and data needs to be restored.

State 9. Restore operation occurs, which is similar to write operation.

3. Common MLDRAM faults

There are two general types of faults affecting MLDRAM. They are known as hard faults and soft faults. The protection scheme has to be applied to both types.

Hard faults are permanent and manifested in at least 16 ways [1], as shown in Table [1]. Normally, because of the large areas affected by hard faults, they are better repaired with adding spare memory elements. However, in cases such as cell access transistor stuck open or excessive cell leakage current, when fault affects small number of cells, it is better to repair the damage with ECC.

Short between word line and cell capacitor
Short between sub-bit line and cell capacitor
Short between two cell capacitors
No connection between sub-bit line and cell
Cell access transistor stuck open
Cell access transistor stuck on
Excessive cell leakage current
Interrupted word line (WL _i , WR _i)
Interrupted sub-bit line (BL, _BL, BR, _BR)
Short between adjacent word lines
Short between adjacent sub-bit lines
Short between word line and sub-bit line
Stuck word line (WL _i , WR _i)
Stuck dummy word line (DL ₀ , DL _e , DR ₀ , DR _e)
Stuck bit-line precharge control (PL, PR)
Stuck bit-line equalize control (EL, ER)
Stuck sense amplifier isolation control (IL, IR)
Stuck sense amplifier precharge control (ZL, ZR)
Stuck switch matrix signal (C, _C, X, _X)

TABLE 1. Hard faults in MLDRAM

The second type of fault is a soft fault. Due to reduced noise margins (600 mV for 0.18 μm technology) MLDRAM becomes very susceptible to soft errors. Mostly soft errors occur because of the α-particles, that are He²⁺ nuclei (two protons, two neutrons) emitted from radioactive elements during decay. Traces of such elements are unavoidably present in the device packaging materials. With emitted energy of 8 to 9

MeV, α-particles can travel up to 10 μm deep into silicon. While doing so, they interact strongly with the crystalline structure, generating roughly 2 x 10⁶ electron-hole pairs in the substrate. The soft error occurs when the trajectory of one of these particles strikes the storage node of a memory cell.




Fig. 4: a-particle induces soft error

Consider the cell of Fig. 4. When “1” is stored in the cell, the potential well is empty. Electrons and holes generated by a striking particle diffuse through the substrate. Electrons that reach the edge of the depletion region before recombining are swept into the storage node by the electrical field. If enough electrons are collected, the stored value can change [2].

4. Induced ECC code for MLDRAM

Conventional ECC for 1bit/cell memory, that is also used for MLDRAM described in [3], [4].

Unfortunately, this architecture of the ECC is not efficient for the MLDRAM. The noise margin between levels of storage 01 and 10 is only 1/3 of VDD. This fact creates high probability of errors with Hamming distance 2 (difference between two binary words). Another drawback is that this ECC has to wait for both MSB and LSB to be ready for processing through ECC.

The proposed ECC, shown in Fig. 5, is able to avoid and solve problems that occur using conventional ECC. Based on a fact that ECC is able to interact with the memory and affect its operations, this ECC is called *induced*. Induced ECC exploits an idea that MSB and LSB are read out at different time and that LSB value strongly depends on previously read MSB value.

The operation of the induced ECC is quite simple. During the write operation, data is divided in two groups: MSB group and LSB group. Since MSB and LSB can be written at the same time, they are processed through different check bit generators. This also can be done by using only one check bit generator, but in this case, the time to generate check bits will double.




Fig. 5: Induced ECC for 2-bit/cell memory

Check bits are generated according to Table [2]. The table is constructed in such a way that the effect of each erroneous bit is unique; a unique combination of parity check bits is produced in each individual case, so the erroneous bit can be easily located. Also one total parity check bit has to be generated in order to detect a double bit error. Check bits are stored in two separate locations, z bits for MSB and z bits for LSB.

The most left column of the table shows all 16 bits of the bus plus check bits $c1$ to $c5$. The right most column represents positions of the erroneous bit for row decoder. For example, if bit 2 is affected, the row number 6 will be excited since the unique combination of check bits $c3$ and $c4$ is responsible for bit 2. It should be noted that bit $c5$ represents less significant bit and $c1$ represents most significant bit as it may be seen at the bottom of Table [2]. Comparing check bits $c1$ and $c2$ in Table [2], one can see that the check bit $c2$ can serve as a parity generator for bits 4 to 10, inclusively, and check bit $c1$ as a parity generator for bits 11 to 15. This fact was exploited for total parity generator bit $c6$.

k	c1	c2	c3	c4	c5	
0				c4	c5	3
1			c3		c5	5
2			c3	c4		6
3			c3	c4	c5	7
4		c2			c5	9
5		c2		c4		10
6		c2		c4	c5	11
7		c2	c3			12
8		c2	c3		c5	13
9		c2	c3	c4		14
10		c2	c3	c4	c5	15
11	c1				c5	17
12	c1			c4		18
13	c1			c4	c5	19
14	c1		c3			20
15	c1		c3		c5	21
c1	c1					16
c2		c2				8
c3			c3			4
c4				c4		2
c5					c5	1
	2^4	2^3	2^2	2^1	2^0	

Table 2: Check bits generation for induced ECC ($k=32$).

5. Efficient total parity check

As seen from Table [2] check bit $c1$ serves as a parity generator for bits 11, 12, 13, 14, 15 and check bit $c2$ serves as a parity generator for bits 4, 5, 6, 7, 8, 9, 10.

Since check bits $c1$ and $c2$ are used as parity generators for completely different bits we understood that it was possible to reuse them for total parity generator bit $c6$. As shown in Fig. 6, total parity check bit was constructed using check bits $c1$, $c2$ and 5 additional XOR gates, instead of using additional 15 XOR gates for total parity generation, which significantly reduces area occupied by induced ECC.

Check bit generators take $k/2$ bit on the input and encode z bits on the output, where z satisfies bounds in Equation (1)

$$2^z \geq z + \frac{k}{2} + 1 \quad (1)$$

During the read operation, the bits that were generated during the write operation (c1w, c2w, c3w, c4w, c5w) are compared with newly generated bits (c1r, c2r, c3r, c4r, c5r) through syndrome circuitry, as shown in Fig. 5. There are three possible outcomes that can happen during the comparison.




Fig. 6: Improved check bit generator for induced ECC

A) the first case, there are neither single errors nor double errors. In this case, the binary syndrome S1 through S5 returns “zero” and the output of total parity bits c6w and c6r do not differ, which returns zero on the output of the XOR gate for c6 comparison. A “zero” from total parity check bit c6 propagates through inverter, and there are “zero” and “one” at the inputs of AND gate, which gives a negative result for the double bit error detection alarm.

B) the second case, there is a single error and no double errors. In this case, the binary syndrome S1 through S5 gives some binary value other than “zero” showing the exact location of the error. The total parity bits c6w and c6r also differ, which returns “one” on the output of XOR gate for c6 comparison. “One” from total parity check bit c6 propagates through inverter and there are “zero” and “one” at the inputs of AND gate, which again gives a negative result for the double bit error detection alarm.

C) the third case, there is a double bit error. In this case, the binary syndrome S1 through S5 gives some binary value other than “zero” showing the location of the error, but the location is erroneous itself and should not be used for correction. At the same time, bits c6w and c6r do not differ, which returns “zero” on the output of XOR gate for c6 comparison. “Zero” from total parity check bit c6 propagates through an inverter

and there are “one” and “one” at the inputs of AND gate, which now gives a positive result for double bit error detection alarm. This situation produces double bit error alarm. If there are more than two erroneous bits, this circuitry fails to work properly.

After the comparison, the data has to propagate to the decoder and correction circuitry. The decoder and correction circuitry were implemented as a single block, shown in Fig. 7. The decoder is implemented on a basis of a standard NOR decoder with improved enable signal. All uncorrected data from a memory location propagates to the inputs of XOR gates and is compared to the same data that propagated through ECC circuitry. The operation of the decoder and correction circuitry is best demonstrated on an example. Assume that the bit 7 originally was “0”, and after read operation it was read as “1”. In this case, as it is shown in Table [2], only check bits c2 and c3 will differ after read operation. This combination corresponds to binary value 12 as it is seen from right part of Table [2].

Syndrome bits S1 through S5 will propagate to decoder. As soon as the decoder is enabled with negative signal, only the row that goes to the same XOR gate as bit 7 will be pulled up “high”. Since corrupted value is “1” and exited row produces “1”, the XORed output (bit7out) will give a corrected value “0”.

The same is true for the opposite corruption polarity. Assume that the bit 7 originally was “1” and got corrupted to “0”. The same row will be exited and corrupted “0” XORed with exited row will give “1”.

An additional feature that improves the decoder function is the enable signal. NMOS and PMOS transistors in the left part of the Fig. 7 serve for precharging and discharging the row lines. In order to precharge one of the decoder lines, enable has to become “low”. In this case, all PMOS transistors in the left part will be turned on, but only one binary chosen row line will be pulled up since the rest of the lines will be discharged by NMOS transistors in the right part of the circuitry.

However, if at certain moment the decoder has to be disabled, the enable signal has to become “high”. In this case, the enable signal is pulled up and NMOS transistors at the left part of the circuitry are turned on. As soon as NMOS transistors are turned on, all row lines become discharged and the decoder does not make any changes to the correction circuitry. The addition of the extra NMOS transistors in the left part of the decoder prevents ECC from erroneous correction and saves power consumption, since we do not need to apply additional signals on S1 through S5 in order to discharge all row lines.

As shown in Fig. 3, an MSB is generated first and is ready at state 7. At this point, all MSBs can be processed through check bit generator and compared with MSBs that are stored in the memory. After processing MSBs through the rest of the

ECC, there are three possible outcomes available.

- *First outcome:* there is a single bit error amongst MSBs. ECC is able to correct it and returns correct values back to memory. By doing so, we avoid a double error, since the wrong MSB value will be automatically written back to the cell (state 7 of Fig. 3). Also, the memory is protected against the error between levels 01 and 10 (Hamming distance two).




Fig. 7: The decoder and the correction circuitry schematic

- *Second outcome:* there is a double bit error. ECC is not able to correct it, but it returns the double bit error detection alarm to the memory controller. Since the double bit error between MSB will provoke double error between LSB, it does not make any sense to continue the read operation and upon receiving MSB, a double error alarm signal memory controller stops the read operation at state 7. As it can be seen from Fig. 3, by doing so we save time and power consumption. Simulations show that time saved is about 35 ns for 0.18 μm technology.

- *Third outcome:* there are no errors between MSBs. MSB values are latched to output latches and ECC is ready for LSB checking. Now, LSB check bits are propagated through the same blocks as MSB. Depending on the outcome of the correction circuitry, data is either latched to output latches and ready to be read or ECC sends double bit error signal to the processor and memory waits for further instructions.

6. Performance of the induced ECC

The reliability model was derived and all modelling was performed using MATLAB. The model is *combinatorial*, which means that the set of the operational states of the system is categorized in such a way that the probabilities of each of the states can be determined by combinatorial means [4].

As shown in Fig. 8, the MLDRAM can be described as a state flow diagram with all possible states it can tolerate. Curved lines show normal transitions and straight lines show faulty transitions that can happen due to several reasons. Fig. 8 (a) shows that MLDRAM protected with conventional ECC can not tolerate faulty transitions with Hamming distance 2. Fig. 8 (b) shows that MLDRAM protected with induced ECC can tolerate any faulty transition between the states.

Equation (2) describes reliability $R(\gamma)$ of the previously described system.

$$R(\gamma) = \sum_{i=1}^f \binom{F}{i} (1-\alpha)^i \alpha^{(F-i)} \quad (2)$$

where F is a total number of faulty transition that can happen in the system. From Fig. 8 follows that there are 6 faulty transitions which can happen in MLDRAM; f is the number of faulty states that system can tolerate. From Fig. 8 follows that MLDRAM protected with conventional ECC can tolerate only up to 4 faulty transitions ($f=4$) and MLDRAM protected with induced ECC can tolerate up-to 6 faulty transitions ($f=6$). α is the probability of the possible faulty transition. α itself is a function of the cell area A_{cell} and of the, so called, γ factor and is expressed by Equation (3). Actually, for MLDRAM γ is the main factor that affects MLDRAM system reliability, which itself depends on many factors, such as noise margins of the system, defect density and so on.

$$\alpha = e^{-A_{cell} \cdot \gamma} \quad (3)$$

Equation (2) is graphically shown in Fig. 9. The induced ECC code significantly improves reliability of the MLDRAM comparing to the conventional ECC code. It has to be mentioned that the plot for MLDRAM without ECC was obtained as a system that can not tolerate any faulty transitions.




Fig. 8: State flow diagram for MLDRAM (a) MLDRAM protected with conventional ECC (b) MLDRAM protected with induced ECC

By designing induced ECC, one has to cope with area and delay propagation that eventually affects the overall memory performance. Bus width dramatically affects area occupied by check bits. It is more profitable to have wide buses than narrow ones. For example, for 2 bit wide bus we need 4 check bits, which makes it 200% of the area occupied by redundancy bits; for 16 bit wide bus we need already 50% redundancy and so on. At the same time, one should deal with propagation delay introduced by ECC in the whole circuitry. As shown in Fig. 10, the propagation delay time dramatically increases with increasing the number of information bits. For example, just increasing the bus from 4 bits to 100 bits introduces as much as almost 7 times more delay into the circuitry. It is obvious that bus width introduces completely opposite effects on the redundancy percentage and propagation delay. For redundancy percentage it is better to have a larger bus. Meanwhile, for propagation delay it is better to have the bus width as small as possible.




Fig. 9: Reliability improvement with induced ECC

Eventually designer has to choose optimal trade-off that suits best to his needs, either it is space saving strategy or increasing of the speed strategy.




Fig. 10: Propagation delay as a function of a bus width

7. Conclusions

The conventional ECC can not cope with some of the most common errors in MLDRAM, as they appear to corrupt two bits. The induced ECC scheme improves correction of these errors, and hence increases the MLDRAM reliability. An implementation of induced ECC circuitry that is tightly coupled to MLDRAM sensing circuitry is presented and its performance is shown to surpass that of the conventional ECC.

References

- [1] M.Redecker, B. F. Cockburn and D. G. Elliot, "Fault-models and tests for a 2-bit-per-cell MLDRAM", IEEE Design & Test of Computers 1999, pp. 22-31.
- [2] J. M. Rabaey "Digital Integrated Circuits, a Design Perspective", Prentice Hall, upper Saddle River, New Jersey 07458.
- [3] C.Wickman, A.Chan, T. Brandon, Y. Xiang, J. Koob, P. Bartosec, B. Cockburn and D. Elliot "Semiconductor File Memory" Micronet Annual Workshop, Ottawa 2001, pp-23-24.
- [4] B. W. Johnson, "Design and Analysis of Fault-Tolerant Digital Systems." Addison-Wesley, 1957.
- [5] P. Gillingham, "A Sense and Restore Technique for Multilevel DRAM", IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 43, no. 7, pp. 483-486, July 1996.
- [6] T. Furuyama *et al.*, "An Experimental 2-bit/Cell Storage DRAM for Macrocell or Memory-on-Logic Application", IEEE J. Solid-State Circuits, Vol. 24, No. 2, pp. 388-393, April 1989.
- [7] T. Okuda *et al.*, "A Four-Level Storage 4-Gb DRAM", IEEE J. Solid-State Circuits, Vol. 32, No. 11, pp.816-823, July 1993.